

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Tomohisa KIMURA, et al.

SERIAL NO: New Application

GAU:

FILED: Herewith

EXAMINER:

FOR: SEMICONDUCTOR DEVICE ANALYZER, METHOD FOR ANALYZING/MANUFACTURING SEMICONDUCTOR DEVICE, AND STORAGE MEDIUM STORING PROGRAM FOR ANALYZING SEMICONDUCTOR DEVICE

#3
aA
12/12/01
11040 U.S. PTO
09/816099
03/26/01

INFORMATION DISCLOSURE/RELATED CASE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

- ☒ The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- ☐ Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.



Marvin J. Spivak

Registration No. 24,913



22850

Tel. (703) 413-3000
Fax. (703) 413-2220
(OSMMN 10/98)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Tomohisa KIMURA, et al.

SERIAL NO.: New Application

FILED: Herewith

FOR: SEMICONDUCTOR DEVICE ANALYZER, METHOD FOR
ANALYZING/MANUFACTURING SEMICONDUCTOR DEVICE, AND
STORAGE MEDIUM STORING PROGRAM FOR ANALYZING
SEMICONDUCTOR DEVICE



STATEMENT OF RELEVANCY

References AO (10-261004) and AW on Form PTO-1449:

These are background art especially in an admittance matrix operation.

Reference AX on Form PTO-1449:

This is a background art of a model reduction for circuit analysis.

Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY DOCKET NO. 205129US2RD		SERIAL NO. New Application	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT Tomohisa KIMURA, et al.			
				FILING DATE Herewith		GROUP	
U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION YES NO		
	AO	10-261004	09/29/98	Japan (with English Abstract)			x
	AP						
	AQ						
	AR						
	AS						
	AT						
	AU						
	AV						
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)							
	AW	Kevin J. KERNS, et al., "STABLE AND EFFICIENT REDUCTION OF SUBSTRATE MODEL NETWORKS USING CONGRUENCE TRANSFORMS," IEEE/ACM International Conference on Computer Aided Design Digest of Technical Papers, 1995, pgs. 207-214					
	AX	Eli CHIPROUT, et al., "ASYMPTOTIC WAVEFORM EVALUATION AND MOMENT MATCHING FOR INTERCONNECT ANALYSIS," Kluwer Academic Publishers, Chapters 1, 2, and 4, 1994, pgs. 1-38, 67-84					
	AY	Balsha R. STANISIC, et al., "ADDRESSING SUBSTRATE COUPLING IN MIXED-MODE IC'S: SIMULATION AND POWER DISTRIBUTION SYNTHESIS," IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, March 1994, pgs. 226-238					
	AZ						
Examiner					Date Considered		
<small>*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</small>							

11040 U.S. PTO
 09/01/6099
 03/26/01